# (12) UK Patent Application (19) GB (11) 2 187 054 (13) A

(43) Application published 26 Aug 1987

- (21) Application No 8604342
- (22) Date of filing 21 Feb 1986
- (71) Applicant STC plc,

(Incorporated in United Kingdom),

190 Strand, London WC2R 1DU

- (72) Inventor Stephen John Harrold
- (74) Agent and/or Address for Service J.P.W. Ryan, STC Patents, Edinburgh Way, Harlow, Essex CM20 2SH

- (51) INT CL4 H03M 1/36
- (52) Domestic classification (Edition I) H3H 14A 14D 3C 3D 6A 6B 6D 6E 7B 7F 8B AB U1S 2123 2202 H3H
- (56) Documents cited

GB A 2021346 GB 1261003 GB 1568101 GB 1240686 GB 1524527 GB 1216081 GB 1391131 GB 1113431


(58) Field of search

нзн


Selected US specifications from IPC sub-classes H03K H03M

#### (54) Analogue to digital converters

(57) An analogue to digital converter comprises a plurality of amplifiers (32) whose inputs are fed with an analogue signal via a resistor chain (R1 to Rn). The amplifier outputs are coupled to a decoding logic and output latch circuit (31) which generates a digital output corresponding to the analogue input. The arrangement reduces the effects of sampling-skew and can thus operate at high frequencies.




B. Carrieralli




**در** .


2/3



.

3/3





## SPECIFICATION

## Analogue to digital converters

leither 'high' or 'low'), while the other comparators with a reference signal greater than the input signal will have an output in the opposite state. The output of the row of comparators is thus comparable to a thermometer scale, with the magnitude of the input signal at the sampling time indicated by the position of the change in comparator output from one state to another. A decoding logic and output latch circuit 12 can the change in comparator output from one state to another. A decoding logic and output latch circuit 12 can the change in comparator output from one state to another. A decoding logic and output latch circuit 2 can the change in comparator output from one state to another. A decoding logic and output latch circuit 2 can the change in comparator output into any to the comparator output into any of the circuit of the comparator output into any of the circuit of figure 1. Referring to Figure 2 of the accompanying drawings illustrates the operation of the circuit of Figure 1. Referring to Figure 2, a clock edge triggering the output latchs at time Tole is effectively sampling the state of the input signal V, e.g. of comparator 11a, some time Tole is effectively sampling the state of the input signal V, e.g. of comparator 11a, some time Tole is effectively sampling the state of the input signal very a delay Tole sampling the input signal on at the comparator input. Similarly a delay Tole section of the ADD sampling the input signal to different time, and thus at different states. Thus, at the next sampling time, delays Tole and the signal condition at the comparator input. Similarly a delay Tole sampling the input signal being sampled is small 30 compared to the resolution of the ADD Concerned. However, in practice this is difficult to insure, and limits the maximum frequency of the input signal can be sampled.  The object of the present invention is to minimise or to overcome this disadvantage.  According to the invention will now be described with reference to Figures 3 and 4 of the accompanyin		Analogue to digital converters	
a reference signal derived from a reference voltage \( \)_w ivia a resistor chain R1 to Rn Each comparator 11  10 which has a reference signal else stand the input signal at the sampling time will have an output in one state (either 'high' or 'low'), while the other comparators with a reference signal greater than the input signal will have an output in the opposite state. The output of the row of comparators is thus comparable to thermometer scale, with the magnitude of the input signal at the sampling time indicated by the position of the change in comparator output from one state to another. A decoding logic and output latch circuit 12 can 15 then convert this thermometer scale output into any required digital format (e.g., magnitude-only or two's complement).  Limitations to the speed at which this architecture can operate come from two main areas. Firstly, the speed at which the latches can be clocked is limited, and secondly the propagation delay from the input through to the output sampling and which it has latches can be clocked is limited, and secondly the propagation delay from the input through to the output attach will suffer a string to the control of the circuit of Figure 1. Referring to Figure 2, a clock edge triggering the output latch will suffer a string to the signal condition at the comparator input. Similarly a delay T <sub>1</sub> is exhibited by comparator 11 bands oon.  25 As the propagation delay varies with the signal path examined, then each output latch will vary according to the signal condition at the comparator input. Similarly a delay T <sub>1</sub> is exhibited by comparator 11 bands oon.  25 As the propagation delay varies with the signal path examined, then each output latch will be effectively sampling the input signal at a different trime, and thus at different states. Thus, at the next sampling time, delays T <sub>2</sub> , and T <sub>3</sub> different from T <sub>3</sub> , a	5	converters. Conventional high-speed ('flash') analogue-to-digital converters (ADCs) are generally organised with the architecture illustrated in Figure 1 of the accompanying drawings. In this construction a parallel row	5
the change in comparator output from one state to another. A decoding logic and output latch circuit 12 can 15 then convert this thermometer scale output into any required digital format (e.g., magnitude-only or two's 16 complement).  Limitations to the speed at which this architecture can operate come from two main areas. Firstly, the 16 speed at which the latches can be clocked is limited, and secondly the propagation delay from the input 17 through to the outputs may vary, depending upon which path is followed, and this will cause errors in the 18 digital output if the input signal bandwidth is too high. Figure 2 of the accompanying drawings illustrates the 18 operation of the circuit of Figure 1. Referring to Figure 2, a clock edge triggering the output latches at time T, 18 is effectively sampling the state of the input signal (y.e., of comparator) 11a, some time T <sub>2</sub> and referred to a step or propagation delay varies with the signal at a different time, and thus at different states. Thus, at the next sampling the state of the signal condition at the comparator input. Similarly a delay T <sub>2</sub> is exhibited by comparator 1 1 bands on.  25 As the propagation delay varies with the signal path examined, then each output latch will be effectively 25 sampling the input signal at a different time, and thus at different states. Thus, at the next sampling time 26 delays T <sub>2</sub> and T <sub>3</sub> , different from T <sub>2</sub> and T <sub>3</sub> are experienced. To make matters worse the relative magnitudes of 27 the delay times may be reversed. This spread of sampling times or sampling-skew, sometimes referred to as 28 the "aparture uncertainty", can be ignored if the spread in the values of the input signal band sampled is small 29 compared to the resolution of the ADC concerned. However, in practice this is difficult to insure, and limits 29 the maximum frequency of the input signal can be sampled.  The object of the present invention is to minimise or to overcome this disadvantage.  According to the invention there is provided an analogue to digi	10	a reference signal derived from a reference voltage V <sub>ref</sub> via a resistor chain R1 to Rn Each comparator 11 which has a reference signal less than the input signal at the sampling time will have an output in one state (either 'high' or 'low'), while the other comparators with a reference signal greater than the input signal will have an output in the opposite state. The output of the row of comparators is thus comparable to a	10
speed at which the latches can be clocked is limited, and secondly the propagation delay from the input through to the outputs may vary, depending upon which path is followed, and this will cause errors in the digital output if the input signal bandwidth is too high. Figure 2 of the accompanying drawings illustrates the operation of the circuit of Figure 1. Referring to Figure 2, a clock edge triggering the output latches at time T <sub>0</sub> is effectively sampling the state of the input signal V, e.g. of comparator 11a, some time T <sub>0</sub> earlier, where T <sub>0</sub> is the propagation delay between the input and that output. This delay is not constant but will vary according to the signal condition at the comparator input. Similarly a delay T <sub>0</sub> is exhibited by comparator 11b and so on.  25. As the propagation delay varies with the signal path examined, then each output latch will be effectively sampling the input signal at a different time, and thus at different states. Thus, at the next sampling time, delays T <sub>0</sub> and T <sub>0</sub> different from T <sub>0</sub> and T <sub>0</sub> are experienced. To make matters worse the relative magnitudes of the delay times may be reversed. This spread of sampling times or sampling-skew, sometimes referred to as the "aperture uncertainty", can be ignored if the spread in the values of the input signal can be sampled.  The object of the present invention is to minimise or to overcome this disadvantage.  According to the invention there is provided an analogue to digital converter, including a plurality of input amplifiers, a resistor chain each node of which is coupled to an amplifier input and via which, in use, an input analogue signal is fed to the amplifier, and a decoding circuit coupled to the amplifier outputs whereby a digital signal converter is the delay variation in the comparators. Each comparator receives a different reference signal and is thus under different bias conditions. Thus each comparator is subject to a different propagation delay. We have found that this disadvantage of conventional converters ma	15	the change in comparator output from one state to another. A decoding logic and output latch circuit 12 can then convert this thermometer scale output into any required digital format (e.g. magnitude-only or two's complement).	15
the signal condition at the comparator input. Similarly a delay T <sub>b</sub> is exhibited by comparator 11b and so on.  25 As the propagation delay varies with the signal path examined, then each output latch will be effectively sampling the input signal at a different time, and thus at diferent states. Thus, at the next sampling time, delays T <sub>a</sub> and T <sub>b</sub> different from T <sub>a</sub> and T <sub>b</sub> are experienced. To make matters worse the relative magnitudes of the delay times may be reversed. This spread of sampling times or sampling-skew, sometimes referred to as the 'aperture uncertainty', can be ignored if the spread in the values of the input signal being sampled is small compared to the resolution of the ADC concerned. However, in practice this is difficult to insure, and limits the maximum frequency of the input signal can be sampled.  The object of the present invention is to minimise or to overcome this disadvantage.  According to the invention there is provided an analogue to digital converter, including a plurality of input amplifiers, a resistor chain each node of which is coupled to an amplifier input and via which, in use, an input amplifiers, a resistor chain each node of which is coupled to an amplifier input and via which, in use, an input digital signal corresponding to the input analogue signal is generated.  One of the chief causes of sampling-skew in a conventional analogue to digital converter is the delay variation in the comparators. Each comparator is subject to a different propagation delay. We have found that this disadvantage of conventional converters may be overcome by providing a common reference signal thus providing uniform bias conditions.  Embodiments of the invention will now be described with reference to Figures 3 and 4 of the accompanying drawings, in which:  Figure 3 is a schematic circuit diagram of a high speed analogue to digital converter; and Figure 4 shows an alternative converter construction.  Referring to Figure 3, the converter includes a decoding logic and output latch circuit 31	20	speed at which the latches can be clocked is limited, and secondly the propagation delay from the input through to the outputs may vary, depending upon which path is followed, and this will cause errors in the digital output if the input signal bandwidth is too high. Figure 2 of the accompanying drawings illustrates the operation of the circuit of Figure 1. Referring to Figure 2, a clock edge triggering the output latches at time $T_o$ is effectively sampling the state of the input signal $V_o$ , e.g. of comparator 11a, some time $T_a$ earlier, where $T_a$ is	20
the 'aperture uncertainty', can be ignored if the spread in the values of the input signal being sampled is small compared to the resolution of the ADC concerned. However, in practice this is difficult to insure, and limits the maximum frequency of the input signal can be sampled.  The object of the present invention is to minimise or to overcome this disadvantage.  According to the invention there is provided an analogue to digital converter, including a plurality of input amplifiers, a resistor chain each node of which is coupled to an amplifier input and via which, in use, an input analogue signal is fed to the amplifier, and a decoding circuit coupled to the amplifier outputs whereby a digital signal corresponding to the input analogue signal is generated.  One of the chief causes of sampling-skew in a conventional analogue to digital converter is the delay variation in the comparators. Each comparator receives a different propagation delay. We have found that this disadvantage of conventional converters may be overcome by providing a common reference signal that this disadvantage of conventional converters may be overcome by providing a common reference signal that this disadvantage of conventional in own be described with reference to Figure 3 and 4 of the accompanying drawings, in which:-  Figure 3 is a schematic circuit diagram of a high speed analogue to digital converter; and  Figure 4 shows an alternative converter construction.  Referring to Figure 3, the converter includes a decoding logic and output latch circuit 31 having a plurality of inputs to each of which a two-input amplifier or comparator 32 is coupled.  One input of each comparator 32 is directly coupled to a reference voltage source V <sub>ref</sub> . An analog input signal V <sub>In</sub> is fed to the other inputs of the chain. The comparator outputs are coupled to the decoding logic and output latch circuit 31 which circuit generates a digital output corresponding to the aedicuity of the input of the chain. The comparator outputs are coupled to the decodi	25	the signal condition at the comparator input. Similarly a delay $T_b$ is exhibited by comparator 11b and so on. As the propagation delay varies with the signal path examined, then each output latch will be effectively sampling the input signal at a different time, and thus at different states. Thus, at the next sampling time,	25
According to the invention there is provided an analogue to digital converter, including a plurality of input amplifiers, a resistor chain each node of which is coupled to an amplifier input and via which, in use, an input 35 analogue signal is fed to the amplifier, and a decoding circuit coupled to the amplifier outputs whereby a digital signal corresponding to the input analogue signal is generated.  One of the chief causes of sampling-skew in a conventional analogue to digital converter is the delay variation in the comparators. Each comparator receives a different reference signal and is thus under different bias conditions. Thus each comparator is subject to a different propagation delay. We have found 40 that this disadvantage of conventional converters may be overcome by providing a common reference signal thus providing uniform bias conditions.  Embodiments of the invention will now be described with reference to Figures 3 and 4 of the accompanying drawings, in which:-  Figure 3 is a schematic circuit diagram of a high speed analogue to digital converter; and 45 Figure 4 shows an alternative converter construction.  Referring to Figure 3, the converter includes a decoding logic and output latch circuit 31 having a plurality of inputs to each of which a two-input amplifier or comparator 32 is coupled.  One input of each comparator 32 is directly coupled to a reference voltage source V <sub>ref</sub> . An analog input signal V <sub>In</sub> is fed to the other inputs of the comparators 32 via a resistor chain R1 to Rn, the comparator inputs 50 being connected one to each node of the chain. The comparator outputs are coupled to the decoding logic and output latch circuit 31 which circuit generates a digital output corresponding to the analogue input. The relative values of the resistors R11 to R14 are chosen such that a linear A/D converter is provided. Although four comparators are chosen it will be appreciated that the technique is not so limited.  As the comparators 32 will receive the same reference signal there is no vari	30	the 'aperture uncertainty', can be ignored if the spread in the values of the input signal being sampled is small compared to the resolution of the ADC concerned. However, in practice this is difficult to insure, and limits the maximum frequency of the input signal can be sampled.	30
different bias conditions. Thus each comparator is subject to a different propagation delay. We have found that this disadvantage of conventional converters may be overcome by providing a common reference signal thus providing uniform bias conditions.  Embodiments of the invention will now be described with reference to Figures 3 and 4 of the accompanying drawings, in which:  Figure 3 is a schematic circuit diagram of a high speed analogue to digital converter; and Figure 4 shows an alternative converter construction.  Referring to Figure 3, the converter includes a decoding logic and output latch circuit 31 having a plurality of inputs to each of which a two-input amplifier or comparator 32 is coupled.  One input of each comparator 32 is directly coupled to a reference voltage source V <sub>ref</sub> . An analog input signal V <sub>In</sub> is fed to the other inputs of the comparators 32 via a resistor chain R1 to Rn, the comparator inputs 50 being connected one to each node of the chain. The comparator outputs are coupled to the decoding logic and output latch circuit 31 which circuit generates a digital output corresponding to the analogue input. The relative values of the resistors R11 to R14 are chosen such that a linear A/D converter is provided. Although four comparators are chosen it will be appreciated that the technique is not so limited.  As the comparators 32 will receive the same reference signal there is no variation in propogation delay.  Slight aperture uncertainty will of course arise from the delay of the input signal as it passes along the resistor chain which is loaded by the input capacitance of each comparator. This effect can be rendered insignificant to using small value resistors. Further, a buffer input stage (not shown), e.g. a source or emitter follower, may be provided at the input of each amplifier to reduce the input capacitance of the converter.  The values of the resistors R1 to Rn are preferably such that a linear conversion is provided. Each resistor	35	According to the invention there is provided an analogue to digital converter, including a plurality of input amplifiers, a resistor chain each node of which is coupled to an amplifier input and via which, in use, an input analogue signal is fed to the amplifier, and a decoding circuit coupled to the amplifier outputs whereby a digital signal corresponding to the input analogue signal is generated.  One of the chief causes of sampling-skew in a conventional analogue to digital converter is the delay	35
Figure 3 is a schematic circuit diagram of a high speed analogue to digital converter; and  Figure 4 shows an alternative converter construction.  Referring to Figure 3, the converter includes a decoding logic and output latch circuit 31 having a plurality of inputs to each of which a two-input amplifier or comparator 32 is coupled.  One input of each comparator 32 is directly coupled to a reference voltage source V <sub>ref</sub> . An analog input signal V <sub>In</sub> is fed to the other inputs of the comparators 32 via a resistor chain R1 to Rn, the comparator inputs being connected one to each node of the chain. The comparator outputs are coupled to the decoding logic and output latch circuit 31 which circuit generates a digital output corresponding to the analogue input. The relative values of the resistors R11 to R14 are chosen such that a linear A/D converter is provided. Although four comparators are chosen it will be appreciated that the technique is not so limited.  As the comparators 32 will receive the same reference signal there is no variation in propogation delay.  Slight aperture uncertainty will of course arise from the delay of the input signal as it passes along the resistor chain which is loaded by the input capacitance of each comparator. This effect can be rendered insignificant to using small value resistors. Further, a buffer input stage (not shown), e.g. a source or emitter follower, may be provided at the input of each amplifier to reduce the input capacitance of the converter.  The values of the resistors R1 to Rn are preferably such that a linear conversion is provided. Each resistor	40	different bias conditions. Thus each comparator is subject to a different propagation delay. We have found that this disadvantage of conventional converters may be overcome by providing a common reference signal thus providing uniform bias conditions.  Embodiments of the invention will now be described with reference to Figures 3 and 4 of the	40
signal V <sub>in</sub> is fed to the other inputs of the comparators 32 via a resistor chain R1 to Rn, the comparator inputs  50 being connected one to each node of the chain. The comparator outputs are coupled to the decoding logic and output latch circuit 31 which circuit generates a digital output corresponding to the analogue input. The relative values of the resistors R11 to R14 are chosen such that a linear A/D converter is provided. Although four comparators are chosen it will be appreciated that the technique is not so limited.  As the comparators 32 will receive the same reference signal there is no variation in propogation delay.  55 Slight aperture uncertainty will of course arise from the delay of the input signal as it passes along the resistor chain which is loaded by the input capacitance of each comparator. This effect can be rendered insignificant to using small value resistors. Further, a buffer input stage (not shown), e.g. a source or emitter follower, may be provided at the input of each amplifier to reduce the input capacitance of the converter. The values of the resistors R1 to Rn are preferably such that a linear conversion is provided. Each resistor	45	Figure 3 is a schematic circuit diagram of a high speed analogue to digital converter; and Figure 4 shows an alternative converter construction.  Referring to Figure 3, the converter includes a decoding logic and output latch circuit 31 having a plurality of inputs to each of which a two-input amplifier or comparator 32 is coupled.	45
As the comparators 32 will receive the same reference signal there is no variation in propagation delay.  55 Slight aperture uncertainty will of course arise from the delay of the input signal as it passes along the resistor chain which is loaded by the input capacitance of each comparator. This effect can be rendered insignificant to using small value resistors. Further, a buffer input stage (not shown), e.g. a source or emitter follower, may be provided at the input of each amplifier to reduce the input capacitance of the converter.  The values of the resistors R1 to Rn are preferably such that a linear conversion is provided. Each resistor	50	signal V <sub>in</sub> is fed to the other inputs of the comparators 32 via a resistor chain R1 to Rn, the comparator inputs being connected one to each node of the chain. The comparator outputs are coupled to the decoding logic and output latch circuit 31 which circuit generates a digital output corresponding to the analogue input. The	50
The values of the resistors R1 to Rn are preferably such that a linear conversion is provided. Each resistor	55	four comparators are chosen it will be appreciated that the technique is not so limited.  As the comparators 32 will receive the same reference signal there is no variation in propogation delay.  Slight aperture uncertainty will of course arise from the delay of the input signal as it passes along the resistor chain which is loaded by the input capacitance of each comparator. This effect can be rendered insignificant to using small value resistors. Further, a buffer input stage (not shown), e.g. a source or emitter	55
	60	The values of the resistors R1 to Rn are preferably such that a linear conversion is provided. Each resistor	60

5

25

35

50

$$R_{n} = -V_{R} \quad R_{T} \left[ \frac{1}{V_{m} \left( \frac{N-n}{N} \right) - V_{R}} - \frac{1}{V_{n} \left( \frac{N-n+1}{N} \right) - V_{R}} \right]$$

$$2 \leq n \leq N$$

$$R_1 = R_T - \sum_{i=2}^{N} R_i = -V_R R_T \left[ \frac{1}{V_m \left( \frac{N-1}{N} \right)^{-V_R}} \right]$$
15

wherein

20 V<sub>R</sub>isthereference voltage 20

R<sub>T</sub> is the total input impedance

V<sub>m</sub> is the maximum input voltage

N is the number of quantization levels.

Thus, in a typical example where a 4 bit converter having 16 quantization levels and an input impedance of 50 ohms is required, the following resistor values have been calculated using the above formula. A reference voltage V<sub>R</sub> of -1 volt and an input voltage in the range 0 to +1 volts were assumed.

$R_1$ =25.8060hm $R_2$ = 0.860 ohm	R <sub>5</sub> =1.085ohm R <sub>6</sub> =1.140ohm	$R_9 = 1.449$ ohm $R_{10} = 1.581$ ohm	R <sub>13</sub> =2.105ohm R <sub>14</sub> =2.339ohm	
30 $R_3 = 0.920$ ohm $R_4 = 0.985$ ohm	R <sub>7</sub> =1.231ohm R <sub>8</sub> =1.333ohm	R <sub>11</sub> =1.732ohm R <sub>12</sub> =1.905ohm	R <sub>15</sub> =2.614ohm R <sub>16</sub> =2.941ohm	30

Further, a buffer input stage (not shown), e.g. a source or emitter follower, may be provided at the input of each amplifier to reduce the input capacitance of the converter.

35 An alternative construction is shown in Figure 4. As a common reference signal is employed it is not essential to use two-input comparators. Figure 4 shows a converter in which an input signal is fed via a resistor chain R1 - Rn to a plurality of single input amplifiers 41. Typically each amplifier 41 comprises standard logic inverter. The outputs of the amplifiers are fed to a decoding logic and output latch circuit 42 which provides a digital signal corresponding to the analogue input.

40 The analogue to digital converters described herein are intended for use in high capacity data transmission systems, but they are not of course so limited and can be employed in other, e.g. computer, applications.

#### CLAIMS

- 45 1. An analogue to digital converter, including a plurality of input amplifiers, a resistor chain each node of which is coupled to an amplifier input and via which, in use, an input analogue signal is fed to the amplifier, and a decoding circuit coupled to the amplifier outputs whereby a digital signal corresponding to the input analogue signal is generated.
- 2. An analogue to digital converter as claimed in claim 1, wherein the relative values of the resistors of 50 said chain are such that a linear conversion is provided.
  - 3. An analogue to digital converter as claimed in claim 1 or 2, wherein a buffer stage is provided at the input of each said amplifier whereby the input capacitance of that amplifier is reduced.
  - 4. An analogue to digital converter as claimed in claim 1, 2 or 3, wherein said amplifiers are logic inverters.
- 55 5. An analogue to digital convertor as claimed in claim 1, 2 or 3, wherein said amplifiers are two-input comparators.
  - 6. An analogue to digital converter substantially as described herein with reference to and as shown in Figure 3 or Figure 4 of the accompanying drawings.
- 7. A data transmission system incorporating analogue to digital converters as claimed in any one of 60 claims 1 to 6.